Tag Archives: VHDL

VHDL Multiplication module IP generator

For my second master thesis I wrote a generator of VHDL multiplier modules. Software was written in C# and allows to implement several algorithms of multiplication of inputs upto 128bits (for some cases more) and with different sign representation of … Continue reading

Posted in Electrical engineering Tagged , , ,